


FIG . 1






FIG. 3


The diagram illustrates the timing of a dual-processor system. It features five horizontal tracks and three vertical dashed lines marking time points t_1 , t_2 , and t_3 .

- SYSTEM CLOCK:** A periodic square wave signal.
- INSTRUCTION MODE:** A signal that alternates between "INSTRUCTION SET A MODE" and "INSTRUCTION SET B MODE".
- SYSTEM INSTRUCTION:** A signal that carries "INSTRUCTION A MODE SET 50-MHz CLOCK" and "INSTRUCTION B MODE SET 100-MHz CLOCK".
- INTERRUPT SIGNAL:** A signal that transitions from low to high at time t_2 .
- PROCESSING EXECUTION:** A signal that shows "INSTRUCTION SET A PROCESSING" and "INSTRUCTION SET B PROCESSING".

At t_1 , the system is in Instruction Set A Mode. At t_2 , the interrupt signal occurs while the system is in Instruction Set B Mode. At t_3 , the system returns to Instruction Set A Mode.

INSTRUCTION SET A: CONTROL-FLUX ORIENTED (CFO)
INSTRUCTION SET B: SIGNAL-PROCESSING-PERFORMANCE ORIENTED (DSP)

FIG. 4









FIG . 6






FIG. 8




FIG . 9




FIG. 10




FIG. 11

